Si4712/13-B30
10
Rev. 1.1
Figure 6. SPI Control Interface Write Timing Parameters
Figure 7. SPI Control Interface Read Timing Parameters
Table 7. SPI Control Interface Characteristics
(V
DD
= 2.7 to 5.5 V, V
IO
= 1.5 to 3.6 V, T
A
= 20 to 85 癈)
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
SCLK Frequency
f
CLK
0
2.5
MHz
SCLK High Time
t
HIGH
25
ns
SCLK Low Time
t
LOW
25
ns
SDIO Input, SEN
to SCLK?Setup
t
S
15
ns
SDIO Input to SCLK?Hold
t
HSDIO
10
ns
SEN
Input to SCLK?/SPAN> Hold
t
HSEN
5
ns
SCLK?/SPAN> to SDIO Output Valid
t
CDV
Read
2
25
ns
SCLK?/SPAN> to SDIO Output High Z
t
CDZ
Read
2
25
ns
SCLK, SEN
, SDIO, Rise/Fall time
t
R,
t
F
10
ns
Note: When selecting SPI mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the
rising edge of RST
.
SCLK
70%
30%
SEN
70%
30%
SDIO
C7
C0
70%
30%
t
S
C6C1
Control Byte In
8 Data Bytes In
D7
D6D1
D0
t
S
t
HSDIO
t
HIGH
t
LOW
t
HSEN
t
F
t
R
Bus
Turnaround
SCLK
70%
30%
SEN
70%
30%
SDIO
70%
30%
t
HSDIO
Control Byte In
C7
C0
C6C1
t
S
t
HSEN
t
S
t
CDZ
t
CDV
16 Data Bytes Out
(SDIO or GPO1)
D7
D6D1
D0